Posted on

TSMC’s Overseas Fabs Are Paying Off

TSMC’s Overseas Fabs Are Paying Off
by Daniel Nenni on 08-28-2026 at 6:00 am
Categories: Semiconductor, TSMC

TSMC's Overseas Fabs Are Paying Off

TSMC’s overseas fabrication strategy is beginning to deliver its intended return: not immediate cost parity with Taiwan, but manufacturable geographic redundancy, closer integration with major customers and access to subsidized capacity in strategically important markets. Arizona and Kumamoto are already producing commercially, while Dresden extends the model into Europe’s automotive semiconductor ecosystem.

The clearest validation is Arizona’s Fab 21. Its first phase entered high-volume production on the N4 process in the fourth quarter of 2024, achieving yields comparable with TSMC’s Taiwanese fabs. Yield parity matters because advanced-node economics are extremely sensitive to defect density. A foreign fab that requires substantially more wafer starts per functional die would provide political resilience but destroy economic value. Arizona has crossed that technical threshold.

Demand is also materializing. Apple, the fab’s first and largest customer, expects to purchase well over 100 million advanced chips from the facility in 2026—a significant increase from 2025. AMD has likewise identified Arizona as a source of leading-edge products. TSMC has therefore accelerated its second Arizona fab, now scheduled for high-volume manufacturing in the second half of 2027. That facility will introduce 3-nanometer-class production, while subsequent fabs are planned for N2, A16 and later technologies. The objective is no longer an isolated factory; it is an independent “GIGAFAB” cluster incorporating wafer fabrication, advanced packaging and research capabilities. (TSMC, Apple)

Kumamoto demonstrates a complementary localization model. Japan Advanced Semiconductor Manufacturing, TSMC’s venture with Sony, Denso and Toyota, began volume production in late 2024 with what TSMC describes as very good yield. Its initial 12/16-nanometer and 22/28-nanometer processes serve image sensors, automotive controllers and industrial devices—markets where supply continuity, qualification history and proximity to customers can be more valuable than transistor density. A second Kumamoto fab is under construction, and TSMC now plans to introduce 3-nanometer technology there in response to AI-related demand. This converts Japan from a specialty-node outpost into a potential advanced-logic base.

Dresden completes the regional segmentation. European Semiconductor Manufacturing Company, owned by TSMC, Bosch, Infineon and NXP, is designed around 300-millimeter automotive and industrial production rather than leading-edge AI accelerators. Its technology portfolio and local joint-venture structure reduce qualification and logistics risks for European customers. Germany’s €5 billion state-aid package offsets part of the structural cost disadvantage of manufacturing in Europe. (European Commission)

The payoff should not be confused with near-term margin accretion. Labor, construction, utilities, supplier density and smaller initial scale make overseas wafers more expensive. TSMC forecasts that foreign-fab ramp-ups will dilute gross margin by two to three percentage points in their early stages and by three to four points later as expansion accelerates. Nevertheless, the company posted a 59.9% gross margin in 2025, suggesting that leading-edge demand, utilization and pricing can absorb the burden. (TSMC Q2 2026)

Bottom Line: The strategic return is therefore risk-adjusted rather than purely accounting-based. Subsidies lower capital intensity; customer commitments improve utilization visibility; replicated process control proves that TSMC’s manufacturing system can travel; and regional capacity reduces exposure to earthquakes, shipping disruptions and geopolitical concentration. Taiwan will remain the center of TSMC’s newest technology and largest scale. But overseas fabs are evolving from expensive insurance policies into productive, customer-backed nodes of a global manufacturing network—and that is precisely how the investment begins to pay off.

Also Read:

How TSMC Is Wiring the AI Era With Light

A 0.42-Nanometer Breakthrough From TSMC Could Push Transistors Beyond Silicon

Intel and TSMC Take Different Paths to High-NA EUV

 

Posted on

How TSMC Is Wiring the AI Era With Light

How TSMC Is Wiring the AI Era With Light
by Daniel Nenni on 08-21-2026 at 10:00 am
Categories: 3D IC, AI, Chiplet, Photonics, Semiconductor, TSMC

How TSMC Is Wiring the AI Era With Light

TSMC’s photonics strategy is centered on integrating optical input-output with advanced logic, rather than selling conventional optical transceivers as standalone products. The company is developing a silicon-photonics foundry platform and a packaging architecture called TSMC-COUPE, or Compact Universal Photonic Engine, aimed primarily at AI and high-performance-computing interconnects.

A silicon-photonics die implements optical waveguides, modulators, photodetectors and fiber-coupling structures using semiconductor manufacturing techniques. However, it still requires electronic circuitry for modulation drivers, receiver amplification, clocking and control. In many optical modules, the electronic integrated circuit and photonic integrated circuit are separate dies connected laterally or through package wiring. Those connections add parasitic resistance, capacitance and inductance, increasing power and limiting signaling speed.

COUPE addresses that interface by vertically stacking an electronic die on a photonic die with TSMC’s SoIC chip-on-wafer bonding technology. Fine-pitch, high-density connections shorten the electrical path between driver or receiver circuits and optical devices. TSMC says the structure supports both grating and edge fiber couplers while avoiding cavities and mechanically weak features. The optical engine can then be integrated beside a host ASIC in a larger package.

TSMC has pursued a staged commercialization plan. The first implementation targeted small-form-factor pluggable optics, providing a lower-risk environment for process qualification, device characterization, assembly and reliability testing. The next step is true co-packaged optics, or CPO, in which the optical engines move from the circuit board into the switch or compute package. TSMC announced that a COUPE-on-substrate CPO solution is entering production in 2026.

The company reports that in-package COUPE provides twice the power efficiency and one-tenth the latency of a pluggable board-level implementation. Its platform includes a 200-gigabit-per-second micro-ring modulator, a compact resonant device that converts an electrical data stream into optical modulation. TSMC’s 2025 reporting also says it achieved 200-gigabit-per-second operation with multiple customers and is developing CPO to reduce data-center data-movement energy by more than 50 percent.

Photonics is being tied directly to TSMC’s 3DFabric portfolio. SoIC supplies vertical die-to-die integration; CoWoS can combine optical engines, switch or accelerator ASICs, chiplets and high-bandwidth memory on an interposer and substrate. This is strategically important because an optical link cannot be optimized independently of SerDes circuits, package routing, power delivery, cooling, fiber attachment and test. TSMC can co-design those interfaces while using manufacturing infrastructure already developed for large AI packages.

The immediate application is scale-out networking between racks and potentially scale-up connectivity among accelerators. Electrical channels become progressively harder to drive as data rates and distances increase: insertion loss rises, equalization grows more complex, and retimers consume additional power. Moving the electro-optical conversion closer to the ASIC reduces the length of high-speed copper channels. Optical fiber then carries bandwidth over distance with lower loss.

Significant challenges remain. Micro-ring modulators are compact and efficient but sensitive to fabrication variation and temperature, requiring wavelength control. External lasers must deliver stable optical power without creating thermal or reliability problems inside the package. Fiber attach demands micrometer-scale alignment, while known-good-die screening, optical testing, repairability and yield become difficult when expensive logic and photonics are combined. CPO also changes field service: a failed optical engine cannot be replaced as easily as a pluggable transceiver.

TSMC is separately researching more ambitious photonic computing. It has reported a wafer-integrated digital optical computing system using multilayer photonic fan-out and stacked electronic-photonic dies, with less than 0.08 picojoules per multiply-accumulate operation in an eight-bit, 512-by-512 demonstration. That work is exploratory, whereas COUPE is the near-term commercial focus.

Bottom line: TSMC is treating photonics as a system-integration problem. Its competitive asset is not any single modulator or waveguide. It is the ability to combine a qualified photonics process, electronic control silicon, three-dimensional bonding, interposers, advanced packaging and high-volume manufacturing into a customer-ready platform. That positioning lets fabless chip companies adopt optical connectivity without building their own photonics factories or assembling a fragmented supply chain. If production scales, TSMC could make optical I/O a standardized extension of leading-edge chip design and packaging.

Also Read:

A 0.42-Nanometer Breakthrough From TSMC Could Push Transistors Beyond Silicon

Intel and TSMC Take Different Paths to High-NA EUV

The Difference Between TSMC CoWoS-S and CoWoS-R

TSMC CoPoS Versus Intel EMIB Semiconductor Packaging

Posted on

The Twelve-Month Rule Does Not Describe a New Fab

The Twelve-Month Rule Does Not Describe a New Fab
by Admin on 08-20-2026 at 10:00 am
Categories: Intel Foundry, Samsung Foundry, Semiconductor, TSMC

capex to wafer starts lag

By Nikhil Shah

Capital spending is often treated as if it becomes semiconductor capacity about twelve months later. That can be a useful rule for equipment installed in an existing fab. It is a poor description of a new fab built from the ground up.

I tested the distinction using five advanced-node projects in the United States where I could source both a construction start and a first-production date. The set covers TSMC, Intel, Samsung and Micron. Measured from the start of construction to first production, the disclosed schedules have a median lag of 45 months and a range of 39 to 60 months.

That is not a new industry rule. Five projects are too few, several dates are only precise to a year, and three of the production dates were still targets as of August 2026. It does show why a twelve-month capex lag and a four-year fab schedule can both be true.

Two different clocks

The shorter clock starts after the shell, cleanroom, utilities and much of the workforce are already in place. In that setting, the marginal dollar buys tools and the relevant delay is procurement, installation and qualification.

The longer clock starts when a company begins a greenfield site. Construction, utility connections, cleanroom systems, equipment installation, process qualification and hiring all sit between the announcement and commercial output. A tool lead time captures only part of that sequence.

TSMC’s Arizona site makes the distinction visible. Its first fab began construction in June 2021 and started high-volume N4 production in the fourth quarter of 2024. TSMC says the structure of its second Arizona fab was completed in 2025, while N3 volume production is targeted for the second half of 2027. Finishing the building is not the same as finishing the capacity.

Intel’s Fab 52 tells a similar story. Intel broke ground on its two-fab Arizona expansion in September 2021. Fab 52 was fully operational in October 2025 and was preparing to reach high-volume Intel 18A production by year-end. The elapsed time was about four years.

Samsung and Micron provide the forward-looking observations. Samsung dates the groundbreaking for its first Taylor fab to 2022. On its first-quarter 2026 earnings call, Samsung said the fab would start operations in 2026 and commence mass production in 2027. I use the 2027 production milestone so the comparison stays consistent. Its second Taylor fab is expected to begin construction by the end of 2026 and target mass production in 2030. Micron formally announced the start of construction on its Boise memory fab in October 2023 and schedules initial DRAM output for 2027.

Why the dates need caution

These milestones are not standardized. A groundbreaking ceremony, the start of continuous construction, structure completion, equipment move-in and volume production are different events, but companies do not always report each one.

Micron is the clearest example. It held a Boise groundbreaking in 2022, then issued an October 2023 release titled “Micron Initiates Construction on Leading-Edge Memory Manufacturing Fab.” I used the later date because it is the company’s explicit construction milestone. Using the ceremony instead would lengthen the same project’s lag by about a year.

Samsung reports some milestones only by year. I placed those dates at the middle or stated boundary of the year and marked the resulting interval with a six-month tolerance. That is better than inventing a quarter, but it is still an estimate.

The sample also mixes two completed projects with three company schedules. Future delays would lengthen the latter observations. For that reason, 45 months should be read as a description of this small disclosed sample, not a forecast with false precision.

The capex-to-capacity ratio is harder to calculate

The same exercise exposed a second problem. To compare capital intensity, a project needs one budget and one planned wafer-start figure on the same basis. Only one row in the register meets that standard cleanly.

TSMC’s May 2020 Arizona announcement paired approximately $12 billion of spending with 20,000 wafers per month. That equals $600,000 of announced investment per monthly wafer start. The arithmetic is simple because both numbers describe the same fab in the same announcement.

More recent disclosures usually do not. Intel’s original $20 billion Arizona figure covered Fab 52 and Fab 62 together without a published wafer-start target for either. Micron’s roughly $15 billion Boise figure spans spending through the end of the decade. TSMC’s Arizona commitment now covers six logic fabs, two advanced-packaging facilities and an R&D center. None of those figures can be divided by a single fab’s capacity without adding assumptions that the companies did not disclose.

That limitation matters. A site-level investment number is useful for measuring the scale of a program. It is not automatically a measure of incremental wafer capacity.

What forecasters can take from the register

The practical lesson is modest. A capex announcement needs two labels before it can be used as a supply signal: whether the spending is greenfield or brownfield, and whether the disclosed dollars can be tied to a specific capacity figure.

For existing fabs, a roughly twelve-month equipment lag may still be a useful working assumption. For the five greenfield projects in this register, the company timelines are closer to four years from construction start to first output. Combining the two in one aggregate lag hides the difference.

The register is small, US-only and dependent on company disclosures. Its value is not a universal 45-month rule. Its value is showing which clock a forecast is actually using.

Nikhil Shah is a finance student at UT Austin’s McCombs School of Business. The underlying project register records the source, date precision and calculation for every observation.

Also Read:

Podcast EP362: An atomic layer in compute. A discussion of what can be built as graphene photonics scales with Cedric Huyghebaert

How TSMC Is Wiring the AI Era With Light

The Fab Is Not the Finish Line

Posted on

A 0.42-Nanometer Breakthrough From TSMC Could Push Transistors Beyond Silicon

A 0.42-Nanometer Breakthrough From TSMC Could Push Transistors Beyond Silicon
by Daniel Nenni on 08-14-2026 at 8:00 am
Categories: Semiconductor, TSMC

A 0.42 Nanometer Breakthrough Could Push Transistors Beyond Silicon

Researchers at National Yang Ming Chiao Tung University and TSMC Corporate Research engineered a 0.42-nanometer aluminum-oxide interface that protects electron transport in monolayer MoS₂ transistors while enabling strong gate control.

Silicon transistors are approaching physical limits that make each new generation harder to scale. Two-dimensional semiconductors such as monolayer molybdenum disulfide (MoS₂) offer a possible route forward because their channels can be only one atomic layer thick without losing useful electronic behavior. Their practical performance, however, has been constrained by a less visible component: the interface between the semiconductor channel and the gate dielectric.

A field-effect transistor uses a gate electrode to modulate current through a channel. Between the gate and channel lies an insulating dielectric. Reducing the dielectric’s equivalent oxide thickness, or EOT, strengthens the gate’s electrostatic control, helping suppress short-channel effects and lowering operating voltage. In conventional silicon technology, mature oxidation and deposition processes produce high-quality interfaces. Monolayer MoS₂ presents a different challenge. Its van der Waals surface lacks dangling bonds, so deposited dielectric materials do not readily nucleate into a uniform film.

Poor nucleation can create gaps, defects, charge traps, and local electrical disorder. These imperfections increase leakage and hysteresis and scatter carriers moving through the MoS₂. Engineers therefore face a difficult tradeoff: a thinner dielectric improves gate control, but aggressive dielectric deposition can degrade carrier mobility and erase the channel’s intrinsic advantages.

Researchers at National Yang Ming Chiao Tung University and TSMC Corporate Research addressed this problem by treating the interface as an engineered device layer rather than a passive boundary. They deposited an ultrathin epitaxial aluminum layer directly on chemical-vapor-deposition-grown monolayer MoS₂, then oxidized it to form approximately 0.42 nanometers of aluminum oxide. A high-κ hafnium oxide dielectric was subsequently deposited above this interfacial layer.

The oxidized aluminum performs two functions. First, it supplies a smooth, continuous surface on which hafnium oxide can grow uniformly. Second, it acts as an atomic-scale buffer, limiting detrimental interactions between the high-κ dielectric and the semiconductor. The approach preserves electron transport while enabling a dielectric stack thin enough for strong electrostatic coupling.

Using this structure, the team fabricated short-channel, top-gate MoS₂ transistors with an EOT of about one nanometer. Devices with channel lengths near 100 nanometers achieved maximum transconductance of 0.45 millisiemens per micrometer, together with low gate leakage and minimal hysteresis. Transconductance measures how effectively gate voltage changes channel current; a high value therefore indicates strong gate authority and useful drive performance.

The result is important not because 0.42 nanometers defines the transistor’s gate length, but because it is the thickness of the engineered aluminum-oxide interface. That distinction matters: the advance does not represent a complete 0.42-nanometer transistor. Instead, it removes a major obstacle to scaling the dielectric system used with atomically thin channels.

Manufacturability also strengthens the work’s relevance. Many high-performance demonstrations rely on small MoS₂ flakes mechanically exfoliated from bulk crystals. Here, the researchers used CVD-grown monolayer material, a method more compatible with large-area and potentially wafer-scale processing. Significant challenges remain, including uniformity, defect control, contact resistance, reliability, process integration, and reproducibility across full wafers.

Even so, the study reframes a central problem in post-silicon electronics. At atomic dimensions, device behavior depends not only on the properties of individual materials but also on how their electron states, defects, and bonding environments interact across boundaries. An interface only a few atoms thick can determine whether a promising semiconductor delivers laboratory mobility or useful transistor performance.

Further optimization could target subthreshold swing, threshold-voltage stability, and source-drain contacts, all critical to energy-efficient switching. The interface must also survive thermal processing and prolonged electrical stress. Meeting those requirements would determine whether the laboratory structure can become a repeatable manufacturing module for chips.

The broader lesson is that future scaling may depend as much on interface architecture as on discovering new channel materials. By combining monolayer MoS₂, a 0.42-nanometer interfacial oxide, and a high-κ gate dielectric, the researchers demonstrated unusually strong electrostatic control without sacrificing transport. That balance moves two-dimensional transistors closer to practical low-power logic beyond silicon.

You can read the full paper here.

Also Read:

Intel and TSMC Take Different Paths to High-NA EUV

The Difference Between TSMC CoWoS-S and CoWoS-R

TSMC CoPoS Versus Intel EMIB Semiconductor Packaging

The Silicon Shield Has Never Been Stronger!

Posted on

Intel and TSMC Take Different Paths to High-NA EUV

Intel and TSMC Take Different Paths to High-NA EUV
by Daniel Nenni on 08-07-2026 at 8:00 am
Categories: Lithography, Semiconductor, TSMC
6 Comments

Intel TSMC HNA EUV 2026

Intel and TSMC are pursuing the same objective—manufacturing smaller, faster, and more energy-efficient semiconductors—but they have adopted different strategies for advanced lithography. Intel moved early to develop High-Numerical-Aperture Extreme Ultraviolet lithography, commonly called High-NA EUV, while TSMC has continued extending conventional EUV for its latest production processes. Their choices reflect different technology roadmaps, manufacturing priorities, and assessments of cost and risk.

Conventional EUV lithography uses 13.5-nanometer light and projection optics with a numerical aperture of 0.33. It has become essential to producing advanced logic chips because it can print much smaller structures than earlier deep-ultraviolet systems. High-NA EUV uses the same wavelength but increases the numerical aperture to 0.55. This enables approximately 1.7 times better resolution and may allow manufacturers to print some critical patterns with one exposure instead of using multiple patterning steps.

Intel became the first chipmaker to receive ASML’s commercial High-NA development system, the TWINSCAN EXE:5000. Installed at Intel’s research facility in Hillsboro, Oregon, the system has been used to develop processes, materials, masks, and design rules for future manufacturing technologies. Intel plans to introduce High-NA EUV into its Intel 14A process, following Intel 18A, while continuing to use conventional EUV and other lithography methods where they offer better economics.

The early commitment supports Intel’s effort to restore semiconductor process leadership and expand its contract-manufacturing business. High-NA EUV gives Intel an opportunity to build expertise before the technology becomes widely used, while potentially simplifying the production of its most critical chip layers. Replacing a multi-patterning sequence with a single exposure could reduce the number of masks and processing steps, shorten manufacturing cycles, and limit errors caused by aligning multiple patterns. Early adoption could therefore provide both a technical advantage and an important point of differentiation for Intel Foundry.

TSMC has followed a more cautious path. The company concluded that it could manufacture its A16 and A14 generations without immediately introducing High-NA EUV into volume production. Instead, TSMC has continued improving its established 0.33-NA EUV platform through better masks, photoresists, overlay control, computational lithography, process optimization, and design-technology co-optimization. Innovations such as nanosheet transistors, backside power delivery, and more flexible standard-cell architectures also provide performance and density improvements that do not depend entirely on lithographic resolution.

Economics are central to TSMC’s decision. High-NA systems are considerably more expensive than conventional EUV scanners and require a new supporting ecosystem. Their anamorphic optics also produce an exposure field only half the size of a conventional EUV field. That limitation can complicate the manufacture of large processors and AI accelerators, potentially requiring two patterns to be stitched together. High-NA also presents challenges involving depth of focus, photoresist performance, masks, inspection, metrology, and yield.

TSMC operates conventional EUV at enormous scale and has accumulated extensive experience maximizing its productivity and reliability. Continuing to use that mature infrastructure reduces execution risk and allows the company to obtain greater returns from its existing equipment.

For an ultra high-volume foundry serving many customers, a proven process with stable yields may be more valuable than introducing the highest-resolution tool before its financial benefits are clear.

This does not mean TSMC has rejected High-NA EUV. The company has purchased equipment for research and has begun developing High-NA lithography technology for future processes. TSMC is ASML’s largest customer, and TSMC CEO C.C. Wei has repeatedly said that the two companies are working closely on High-NA EUV.

TSMC has said that adoption will depend on measurable manufacturing benefits, technology maturity, and cost. Intel is similarly not replacing every conventional EUV exposure with High-NA; it will use the new technology selectively on layers on internal products where its resolution creates sufficient value.

Bottom line: The difference is therefore primarily one of timing. Intel is accepting the cost and risk of being an early adopter in exchange for earlier learning and possible process leadership. TSMC is extending a mature technology while waiting for High-NA EUV to demonstrate stronger production economics. Both strategies may ultimately lead to High-NA manufacturing, but they represent distinct routes toward the next generation of semiconductor scaling.

We’ve discussed this extensively in the SemiWiki Forum, where several lithography experts have weighed in. As always, politically incorrect comments are welcome!

Also Read:

ASML High-NA EUV is Not Ready for High-Volume Production

Crossing the Yield Cliff: IDP V6 and the Future of Manufacturing Forecasting

Beyond Moore’s Law: High NA EUV Lithography Redefines Advanced Chip Manufacturing

Posted on

Executive Interview with James Huang of AlChip

Executive Interview with James Huang of AlChip
by Daniel Nenni on 08-03-2026 at 2:00 pm
Categories: 3D IC, Alchip, Chiplet, Semiconductor, Semiconductor Services, TSMC

James Huang

I had a chance sit down with James Huang, Director of Engineering at Alchip Technologies, to discuss the company’s recent multi-die packaging achievements and learn about Alchip’s next steps in pushing the boundaries of innovation for next generation AI ASIC.

James is acknowledged as a leading light in advanced node ASICs, based on his 25 years of SoC design and implementation experience. Prior to Alchip, he held key engineering and technical management positions at Simplex Solutions and Cadence Design Systems, Inc.

AI and HPC designs are pushing advanced packaging into the mainstream. From Alchip’s perspective, what is driving customer demand for TSMC CoWoS-based ASIC solutions now?

AI has fundamentally changed the design priorities for advanced silicon. A few years ago, advanced packaging was viewed as an optimization for a limited number of high-end applications. Today, it has become an architectural requirement for many AI and HPC designs.

The primary reason is that compute performance is no longer scaling fast enough on its own. Our customers tell us they need to combine multiple compute chiplets with HBM and high-speed I/O, while staying within practical limits for power, yield, and manufacturability. CoWoS provides a mature platform for achieving that level of integration.

Another important trend is that more companies, including hyperscalers and AI startups, are developing custom silicon. They are looking for differentiated architectures rather than off-the-shelf solutions. Advanced packaging is one of the key enablers of that differentiation.

For Alchip, this aligns closely with one of our core strengths: delivering complex custom ASICs through close collaboration with customers and ecosystem partners.

Where does Alchip see CoWoS fitting within the broader custom ASIC design flow, especially for AI accelerators, networking processors, and other high-performance designs?

We don’t see CoWoS as a packaging technology that is added at the end of a project. We see it as an integral part of the system architecture. For AI accelerators, networking processors, and HPC devices, packaging decisions influence many other aspects of the design, including die partitioning, floor planning, memory architecture, power delivery, thermal management, and verification.

That is why successful CoWoS programs require silicon and package co-design from the earliest planning stages. Our engineering teams work closely with foundry, packaging, IP, and EDA partners to ensure these decisions are made holistically, rather than sequentially.

Alchip has experience with both CoWoS-S and CoWoS-R. Can you summarize the company’s track record with these technologies and the types of customer programs they have supported?

Over the past several years, Alchip has participated in multiple advanced-node ASIC programs using both CoWoS-S and CoWoS-R technologies across AI, HPC, and networking applications.

While we can’t discuss customer-specific projects, these engagements have helped us build deep experience in silicon-package co-design, HBM integration, power integrity, thermal optimization, and manufacturing collaboration.

Each successful project strengthens our internal methodologies and increases our confidence in supporting increasingly complex heterogeneous integration platforms.

For readers who follow advanced packaging closely, how would you compare the design considerations for CoWoS-S versus CoWoS-R? Where does each technology tend to fit best?

These technologies address different optimization points:

CoWoS-S is based on a silicon interposer. It offers the highest interconnect density and is optimized for bandwidth-intensive applications, such as AI training accelerators with multiple HBM stacks.

CoWoS-R uses redistribution layers. It provides greater flexibility and cost advantages for designs that do not require ultra-high routing density.

Rather than viewing them as competing technologies, we see them as complementary options. The optimal choice depends on the device architecture, bandwidth requirements, package size, and cost objectives.

What are the most important front-end design decisions that influence success in a CoWoS-based ASIC program?

One of the most important lessons we have learned is that architectural decisions made early in the project have a disproportionate impact on overall program success.

These decisions include chiplet partitioning strategy, HBM organization, die size optimization, power budgeting, and package selection.

Each of these choices influences yield, manufacturability, verification complexity, and ultimately time-to-market.

Investing sufficient effort during the architecture phase can significantly reduce downstream design iterations.

What are the key architectural tradeoffs designers should evaluate when considering chiplet partitioning and memory integration?

There is no single optimal partitioning strategy.

Customers need to balance multiple considerations, including bandwidth versus latency, die size versus yield, process-node optimization, power efficiency, and package complexity.

Similarly, memory integration should be evaluated as part of the overall system architecture, rather than as an isolated component.

Our role is to evaluate these tradeoffs objectively and identify the solution that best fits the customer’s product goals.

What are the major power-delivery challenges in large CoWoS designs today?

Power density continues to increase rapidly, particularly in AI accelerators.
Today’s large multi-chip packages require careful coordination across silicon, package, and board design to maintain stable power delivery, minimize IR drop, and preserve signal integrity.

One trend we see clearly is that power delivery is becoming a system-level challenge, rather than only a chip-level challenge.

This reinforces the importance of cross-domain collaboration throughout the design process.

Thermal performance is another major design constraint. How early does thermal analysis begin, and what tradeoffs does it create in die placement, floor planning, package selection, and system-level design?

Thermal considerations should be addressed much earlier in the design process than many people think.

For advanced AI ASICs, thermal analysis starts during architectural planning because chiplet placement, high-bandwidth memory arrangement, power distribution, and package selection all strongly influence the cooling strategy. At this stage, engineers can evaluate how each architectural choice affects heat generation, heat movement through the package, and heat removal at the system level.

Waiting until physical implementation to address thermal issues often leads to costly redesigns.

Early thermal co-analysis enables more balanced tradeoffs among performance, manufacturability, reliability, and system-level cooling requirements.

What key verification challenges are unique to CoWoS designs?

Verification complexity increases significantly in heterogeneous multi-die systems compared with traditional single-die implementations.
In CoWoS-based designs, verification extends beyond silicon functionality. It must also account for interactions across die-to-die interfaces, package behavior, power delivery, thermal conditions, and system-level operating requirements.

The industry is moving toward more integrated verification methodologies that evaluate silicon and package behavior together, rather than independently.

Beyond design, successful CoWoS programs depend on manufacturing and supply-chain execution. What issues are most critical, particularly around capacity, yield, test strategy, and production ramp?

CoWoS programs require close coordination across multiple ecosystem partners, including foundry, packaging, memory, test, and assembly resources.
Key considerations include packaging capacity, HBM availability,manufacturing yield, test strategy, production scheduling, and ramp execution.

Successful execution depends not only on technical excellence, but also on disciplined program management across the entire supply chain.

This is an area where experienced ASIC service providers can create significant value for customers by helping align technical requirements, partner schedules, supply availability, and production milestones.

Without discussing customer-specific programs, what opportunities does Alchip see for CoWoS-L?

CoWoS-L represents another important step in heterogeneous integration.
As AI systems continue to scale, customers will need larger packages, higher interconnect density, and greater flexibility in integrating multiple functional chiplets.

We believe CoWoS-L will support new classes of AI and HPC systems that require higher levels of scalability than current packaging technologies can efficiently provide.

Alchip is actively preparing its design methodologies to support these future architectures.

Looking ahead, how does Alchip expect CoWoS-S, CoWoS-R, and CoWoS-L to evolve? As AI ASICs move to larger die, more chiplets, higher HBM capacity, and more demanding performance-per-watt targets, how should customers think about choosing among these options?

We expect CoWoS-S, CoWoS-R, and CoWoS-L to coexist because each addresses different design and market requirements.

Future AI ASICs will require more chiplets, higher HBM bandwidth and capacity, heterogeneous process technologies, more sophisticated power delivery, and stronger silicon-package co-optimization.

As these requirements increase, designers are unlikely to converge on a single packaging technology. Instead, they will select different CoWoS options based on their architecture, bandwidth requirements, package size, power objectives, manufacturability needs, schedule, and cost targets.

From Alchip’s perspective, the goal is not to promote one packaging technology over another. It is to help designers evaluate and implement the solution that delivers the best balance of performance, manufacturability, schedule, and total system cost.

Also Read:

Alchip Accelerates on AI ASIC Demand

AI Chip Design Moves Beyond Monolithic Silicon with Alchip 3DIC

Alchip’s Leadership in ASIC Innovation: Advancing Toward 2nm Semiconductor Technology

Posted on

The Difference Between TSMC CoWoS-S and CoWoS-R

The Difference Between TSMC CoWoS-S and CoWoS-R
by Daniel Nenni on 07-31-2026 at 6:00 am
Categories: 3D IC, AI, Semiconductor, TSMC
2 Comments

The Difference Between CoWoS S and CoWoS R

CoWoS-S and CoWoS-R are two versions of TSMC’s Chip-on-Wafer-on-Substrate advanced packaging platform. Both technologies are designed to combine high-performance processors, chiplets and high-bandwidth memory, or HBM, within a single package. This shortens the electrical connections between computing and memory components, enabling higher bandwidth and better energy efficiency than conventional packaging. Their main difference lies in the material and structure used for the interposer that connects the chips.

CoWoS-S uses a silicon interposer. The “S” therefore refers to silicon. Logic dies and HBM stacks are mounted on a large piece of silicon containing extremely dense metal wiring. Through-silicon vias, or TSVs, carry electrical signals and power vertically through the interposer to the package substrate beneath it. Because semiconductor manufacturing processes can create very fine wiring on silicon, CoWoS-S offers exceptionally high interconnection density. TSMC also integrates embedded deep-trench capacitors into the silicon interposer, helping stabilize power delivery for demanding processors.

These characteristics make CoWoS-S particularly suitable for systems requiring the highest possible communication density between processors and memory. Its mature silicon-based design has been in production since 2012 and has been widely used in high-performance computing and artificial-intelligence accelerators. TSMC states that current CoWoS-S technology can support silicon interposers as large as approximately 3.3 reticle sizes, or about 2,700 square millimetres.

However, manufacturing a very large silicon interposer is technically difficult and expensive. The interposer must be produced using wafer-fabrication equipment, and its dimensions are constrained by lithography, wafer processing, yield and mechanical considerations. As packages expand to accommodate more computing dies and HBM stacks, producing a single, defect-free silicon interposer becomes increasingly challenging.

CoWoS-R addresses this scaling problem by replacing the silicon interposer with a redistribution-layer interposer. The “R” refers to RDL. Instead of being formed from a solid silicon wafer, the interposer consists mainly of polymer dielectric layers and copper wiring. TSMC’s CoWoS-R entered volume production in 2023. Its RDL interposer presently supports routing with a minimum pitch of four micrometres, corresponding to copper lines and spaces of approximately two micrometres each.

The RDL structure is less rigid than silicon. Its mechanical flexibility helps absorb stresses caused by differences in thermal expansion between the chips, interposer and organic package substrate. This can improve the reliability of the C4 solder joints connecting the interposer to the substrate. TSMC research has shown that multiple RDL layers can act as a stress buffer and provide strong joint reliability in large heterogeneous packages.

CoWoS-R also offers greater package-size scalability. TSMC recommends CoWoS-R or CoWoS-L when the required interposer exceeds approximately 3.3 reticle sizes. The RDL platform can therefore be attractive for extremely large AI and HPC packages containing numerous chiplets or memory stacks. Its copper routing can provide good signal and power integrity, while avoiding the need to manufacture one enormous silicon interposer.

The trade-off is that CoWoS-R generally does not provide the same interconnect density or integrated capacitor capability as a full silicon interposer. CoWoS-S remains the stronger choice where maximum wiring density, mature performance and tightly integrated power-delivery features are the priorities. CoWoS-R is more appropriate where package size, mechanical flexibility, scalability and potentially simpler large-area manufacturing are more important.

Bottom Line: CoWoS-S prioritizes maximum interconnect density and electrical performance through a silicon interposer, whereas CoWoS-R prioritizes large-package scalability and mechanical flexibility through a polymer-and-copper RDL interposer. Both support advanced heterogeneous integration, but they solve different engineering challenges within modern AI and high-performance computing systems.

Also Read:

TSMC CoPoS Versus Intel EMIB Semiconductor Packaging

TSMC CoWoS versus Intel EMIB Semiconductor Packaging

TSMC A16 Backside Power at VLSI 2026

Posted on

TSMC CoPoS Versus Intel EMIB Semiconductor Packaging

TSMC CoPoS Versus Intel EMIB Semiconductor Packaging
by Daniel Nenni on 07-24-2026 at 10:00 am
Categories: Chiplet, Intel Foundry, Semiconductor, TSMC
2 Comments

TSMC CoPos Versus Intel EMIB 2026

TSMC’s CoPoS, generally described as Chip-on-Panel-on-Substrate, and Intel’s EMIB, or Embedded Multi-die Interconnect Bridge, address the same strategic problem: integrating increasingly large, heterogeneous chiplet systems. However, they attack different physical constraints. CoPoS is an emerging panel-level packaging platform intended to extend interposer scale and manufacturing productivity beyond round wafers. EMIB is a production-proven localized silicon-bridge architecture that removes the need for a full-size silicon interposer. TSMC has confirmed that CoPoS is under development, although detailed public specifications remain limited.

In CoPoS, redistribution structures and chip-integration processes are performed on a large rectangular panel rather than a circular silicon wafer. The rectangular format can improve area utilization because packages tile more efficiently, reducing unused edge area. More importantly, panel dimensions can support package footprints beyond practical wafer and reticle-derived limits. This makes CoPoS attractive for future AI accelerators combining multiple compute dies, I/O dies, and numerous high-bandwidth-memory stacks. Nevertheless, interconnect pitches, qualified materials, yields, reliability data, and production schedules are less publicly defined than those of TSMC’s established CoWoS platform.

EMIB uses small silicon bridge dies embedded locally inside an organic package substrate. Fine-pitch microbumps connect adjacent chiplets to high-density wiring within each bridge, while conventional substrate routing handles lower-density signals and power elsewhere. Because silicon is placed only where dense die-to-die communication is required, EMIB avoids the area, cost, and through-interposer routing burden of a monolithic silicon interposer. Intel positions EMIB for logic-to-logic and logic-to-HBM connections and reports that the technology has supported mass production since 2017.

The primary architectural distinction is global versus local integration. CoPoS is best understood as a manufacturing and scaling framework for constructing very large interposer or redistribution-layer assemblies across a panel. It can provide broad routing connectivity among many dies and memory stacks, resembling a larger-format evolution of wafer-level 2.5D integration. EMIB instead creates point-to-point shoreline links between neighboring dies. This modularity lets designers deploy multiple bridges with link-specific routing while preserving much of the organic substrate for conventional power and external I/O distribution.

These choices produce different electrical trade-offs. A broad CoPoS redistribution fabric could simplify complex multi-die topologies and support extensive fan-out, but long global routes may introduce resistance, capacitance, latency, and signal-integrity challenges. Panel warpage, lithographic uniformity, overlay accuracy, and fine-line yield across a large rectangular area are also central process risks. EMIB minimizes high-density silicon routing length and does not force unrelated power or signals through a full interposer. However, its localized geometry requires careful chiplet placement, bridge alignment, escape routing, and die-edge bandwidth planning. Communication between nonadjacent dies may require additional bridges or package-level hops.

Thermally, neither technology eliminates the difficulty of cooling tightly packed AI silicon and HBM. CoPoS may enable extremely large assemblies, increasing total package power, mechanical stress, and cooling complexity. EMIB’s absence of a full silicon interposer can reduce some structural and routing constraints, but high-power chiplets still require advanced heat spreaders, substrate engineering, and power delivery. Intel’s EMIB-M incorporates metal-insulator-metal capacitors, while EMIB-T adds through-silicon vias to strengthen power delivery and support HBM-oriented configurations.

Ecosystem compatibility also differs today: CoPoS will likely benefit customers already using TSMC’s 3DFabric design flows, foundry nodes, and HBM assembly ecosystem, whereas EMIB integrates dies from Intel or external foundries and can be combined with Foveros stacking to create more complex 3.5D systems.

Manufacturing maturity is currently EMIB’s clearest advantage. Its product history provides validated assembly flows, reliability experience, and established design methodology. CoPoS offers potentially greater package-scale economics and geometric freedom, but panel-level semiconductor packaging must achieve wafer-like overlay, cleanliness, defect control, and yield before competing broadly.

Bottom line: CoPoS and EMIB are not direct substitutes. CoPoS targets the scaling of the integration canvas; EMIB optimizes where high-density connections are physically necessary. For near-term heterogeneous products requiring proven, flexible local interconnects, EMIB is lower risk. For future ultra-large AI systems constrained by wafer-format area and throughput, CoPoS could provide a more expansive platform—provided TSMC converts panel-level scale into acceptable interconnect density, warpage control, reliability, and cost.

Also Read:

TSMC CoWoS versus Intel EMIB Semiconductor Packaging

TSMC A16 Backside Power at VLSI 2026

Foundation IP for Intel 18A: Technical Overview and Why It Matters

Posted on

The Silicon Shield Has Never Been Stronger!

The Silicon Shield Has Never Been Stronger!
by Daniel Nenni on 07-24-2026 at 6:00 am
Categories: China, Semiconductor, TSMC
4 Comments

The Taiwan Silicon Shield

The “Silicon Shield” describes the idea that Taiwan’s central role in advanced semiconductor manufacturing raises the economic and strategic cost of military action against the island. The shield is not a literal defense system. It is a form of structural deterrence created by technological concentration: governments and firms depend on Taiwanese fabrication capacity, especially the leading-edge logic chips produced by Taiwan Semiconductor Manufacturing Company (TSMC). Because these chips enable artificial intelligence accelerators, smartphones, cloud servers, telecommunications equipment, vehicles, and advanced weapons, a conflict that disabled Taiwan’s semiconductor sector would transmit severe shocks through the global economy.

The shield originates in the semiconductor industry’s vertically disaggregated architecture. Many American and European firms specialize in chip design, electronic-design automation software, semiconductor intellectual property, manufacturing equipment, or materials, while relying on dedicated foundries for physical production. TSMC’s pure-play foundry model allows competing fabless companies to manufacture designs without building their own fabrication plants. This model also creates economies of scale: process research, equipment utilization, yield learning, and customer demand are concentrated in one manufacturing platform. In 2025, TSMC reported more than 17 million twelve-inch-equivalent wafers of annual available capacity and produced thousands of products across hundreds of process technologies. Much of its core fabrication network remains in Taiwan, despite new facilities abroad. My first book “Fabless: The Transformation of the Semiconductor Industry” is based on this. I had a ringside seat to this transformation during my 40+ semiconductor career and it was quite the experience, absolutely.

Today, TSMC dominates the leading edge process technologies required for AI at 3nm and 2nm with scant alternatives due to time-to-market, cost, capacity, and the supporting ecosystem. 1.4nm is the next battle ground,  unfortunately Samsung is struggling with struggling with 2nm and Rapidus does not have enough capacity to make a difference. Intel 14A, however,  is definitely a contender for the NOT TSMC market. The Intel 14A and TSMC A14 PDKs will be ready for tape-out in Q1 2027 with HVM in 2028. The race is on!

Technically, advanced semiconductor capacity cannot be reproduced quickly. A leading-edge fab costs tens of billions of dollars, requires highly specialized extreme-ultraviolet lithography, ultrapure chemicals, stable electricity and water, precision metrology, and a dense network of engineers and suppliers. Physical equipment alone is insufficient. High-volume manufacturing depends on tacit process knowledge, statistical process control, defect reduction, and years of yield optimization. A nominally identical production line in another country may therefore take substantial time to achieve comparable throughput, reliability, and cost.

This concentration creates deterrent value because all major powers would suffer from disruption. The United States depends on Taiwanese manufacturing for chips designed by firms such as Apple, Nvidia, AMD, and Qualcomm. China also depends on imported advanced processors and on electronics supply chains connected to Taiwan. Japan, South Korea, and Europe would face shortages affecting industrial machinery, automobiles, communications, and defense production. In addition, the Taiwan Strait is itself a major commercial corridor; CSIS estimated that about $2.45 trillion in goods transited it in 2022. A blockade or invasion would therefore damage semiconductor production and wider maritime trade simultaneously.

However, the silicon shield has important limitations. Economic interdependence does not automatically prevent war when political leaders prioritize sovereignty, nationalism, or regime legitimacy over commercial losses. Semiconductor facilities are also fragile. Electricity interruption, cyberattack, damaged ports, loss of specialist personnel, or interrupted imports of gases, chemicals, wafers, and spare parts could halt production without factories being physically destroyed. The shield may even create a strategic vulnerability by making Taiwan a uniquely valuable node whose control or denial could appear militarily significant.

Its operation also depends on expectations. Deterrence is strongest when potential aggressors believe disruption would be prolonged, foreign intervention plausible, and captured fabs unusable. Since advanced plants rely on international equipment, software updates, and customer cooperation, occupying the facilities would not automatically transfer a functioning semiconductor ecosystem.

Diversification further changes the shield’s strength. TSMC is expanding manufacturing in the United States and Japan, while governments are subsidizing domestic semiconductor ecosystems. Such investments improve supply-chain resilience but will not rapidly duplicate Taiwan’s complete cluster of advanced fabrication, packaging, suppliers, and engineering talent. Overseas fabs may reduce the world’s exposure to a single geographic point while leaving Taiwan essential for the most advanced processes and high-volume scaling.

Bottom line: Close your eyes and imagine a world without leading edge semiconductors. Most of us have lived long enough to know what that would be like. Now imagine that the only country with leading edge semiconductors is China and the rest of the world is back to the dark ages. Yes, that is how strong the Silicon Shield is, absolutely.

(Politically incorrect observations and opinions are welcome in the comments section since only registered members can see them.)

Also Read:

TSMC CoWoS versus Intel EMIB Semiconductor Packaging

TSMC’s Raises the Bar on CAPEX!

TSMC A16 Backside Power at VLSI 2026

Driving the Future through the “Talent Empowering Program”: Why TSMC Charity Foundation’s Youth Career Initiative Matters

Posted on

TSMC CoWoS versus Intel EMIB Semiconductor Packaging

TSMC CoWoS versus Intel EMIB Semiconductor Packaging
by Daniel Nenni on 07-17-2026 at 8:00 am
Categories: 3D IC, Intel Foundry, Semiconductor, TSMC
1 Comment

TSMC CoWoS verus Intel EMIB

There has been talk at the latest conferences about TSMC customers taking wafers to Intel for packaging. The question is why? Is it competitive pricing? Capacity? Supply chain diversity? CC Wei was asked about this during the last investor call and his perfect response was:

Jeff Su: I guess very simply put, EMIB-T, in his view, is gaining traction, how do we see the competitive threat from this?

C.C. Wei: Well, let me say that our packaging capacity is so tight that now it’s limiting my customers’ growth. We welcome that additional flexibility in the market. That will help TSMC’s front-end wafer business growth, which is a majority part of TSMC’s business. The technology looks good, according to the newspaper. We hope they will be successful, that share some of the loading from TSMC. Today, we’re working very hard to shorten the gap between the demand and the capacity. As I said, we welcome have this additional alternative, the flexibility for my customer.

What is the difference between TSMC CoWoS and Intel EMIB?

TSMC CoWoS and Intel EMIB are advanced packaging platforms designed to overcome the economic and physical limits of monolithic system-on-chip scaling. Both enable heterogeneous integration of logic, memory and specialized chiplets within one package, but they use fundamentally different interconnect structures. CoWoS generally creates a broad, high-density interconnect plane beneath the dies, whereas EMIB places small silicon bridges only where adjacent dies require dense communication. This architectural distinction drives differences in bandwidth distribution, package scaling, cost, thermal behavior and design methodology.

CoWoS, meaning Chip-on-Wafer-on-Substrate, is part of TSMC’s 3DFabric portfolio and is widely associated with high-performance computing and artificial-intelligence processors. In CoWoS-S, logic dies and high-bandwidth memory stacks are mounted on a passive silicon interposer containing fine-pitch wiring and through-silicon vias. The interposer is subsequently attached to an organic package substrate. Because almost the entire area under the active dies can provide dense routing, CoWoS-S supports extremely wide parallel interfaces, predictable signal paths and substantial die-to-die connectivity. TSMC states that CoWoS-S supports interposers up to approximately 3.3 reticles, or 2,700 square millimetres, while CoWoS-L and CoWoS-R support larger systems.

The CoWoS family is broader than a single silicon-interposer process. CoWoS-R replaces the large silicon interposer with a multilayer redistribution-layer interposer, reducing dependence on a complete sheet of interposer silicon. CoWoS-L combines an RDL-based interposer with localized silicon interconnect elements in regions requiring greater routing density. These variants allow designers to trade maximum wiring density against package size, cost and manufacturing complexity. Consequently, comparing EMIB only with CoWoS-S understates TSMC’s architectural flexibility. CoWoS-L, in particular, uses localized silicon structures that partially resemble bridge-based packaging. Both CoWoS-R and CoWoS-L entered volume production before or during 2024.

Intel’s Embedded Multi-die Interconnect Bridge embeds small passive silicon bridges inside an organic package substrate. Microbumps connect the edges of neighbouring dies to fine-pitch wiring on each bridge, while conventional substrate traces carry lower-density signals elsewhere. EMIB therefore avoids a package-wide silicon interposer and its associated through-silicon vias. Intel positions EMIB for logic-to-logic and logic-to-HBM integration and reports high-volume production use since 2017. Newer options include EMIB-M, which incorporates metal-insulator-metal capacitance, and EMIB-T, which adds through-silicon vias to the bridge for enhanced vertical connectivity and power delivery.

From an electrical perspective, CoWoS-S offers the most uniform high-density routing environment. A large interposer can distribute thousands of short connections among a central accelerator, multiple HBM stacks and additional chiplets without limiting dense links to die edges facing a bridge. This characteristic is especially valuable when broad connectivity is required across much of the package. The continuous interposer also permits designers to integrate power-distribution structures and decoupling capacitance close to active devices.

EMIB is more silicon-efficient when communication is localized between adjacent dies. It provides short, dense interconnections without paying the silicon-area cost of an interposer beneath components that do not require fine-pitch routing. However, complicated topologies may require multiple bridges, careful chiplet floorplanning and additional organic-substrate traces between nonadjacent components. The package architecture must align bridge locations precisely with the edges and interfaces of each die.

Mechanical and manufacturing trade-offs are similarly nuanced. Eliminating a large silicon interposer can reduce material usage and some wafer-processing operations, giving EMIB potential cost and yield advantages for appropriate designs. Its organic substrate remains difficult to manufacture because bridges must be embedded, planarized and aligned accurately. CoWoS-S adds a large, thin silicon structure whose fabrication, handling, warpage control and known-good-die assembly increase process complexity. Nevertheless, its regular interposer provides a mature and predictable routing platform. CoWoS-R and CoWoS-L attempt to reduce the size, cost and manufacturability constraints of full silicon interposers.

Neither architecture automatically solves heat removal. Both place high-power logic and HBM stacks in close proximity, increasing thermal coupling and local heat density. CoWoS can accommodate large logic-and-memory arrays, but package warpage, power delivery and cooling become harder as the interposer and package expand. EMIB permits relatively flexible die placement and avoids a continuous silicon layer, although thermal performance still depends principally on die power, spacing, heat-spreader design, package materials and system-level cooling.

Both technologies can also support vertical integration. Intel combines EMIB with Foveros die stacking to produce EMIB 3.5D systems containing multiple horizontally and vertically integrated chiplets. TSMC can combine CoWoS with its SoIC wafer-level stacking platform. These combinations allow designers to place cache, logic or specialized functions vertically while using CoWoS or EMIB for package-level horizontal connectivity.

The practical selection criterion is therefore connectivity geometry rather than a simple performance ranking. CoWoS-S is strongest when a system requires a large, continuous and extremely dense interconnect fabric, particularly between accelerators and multiple HBM stacks. CoWoS-R and CoWoS-L extend this approach toward larger or more cost-conscious products. EMIB is strongest when high-bandwidth links are concentrated at particular die boundaries and designers value silicon efficiency, modularity and avoidance of a full interposer.

Bottom line: CoWoS emphasizes an interposer-centric system fabric, while EMIB emphasizes localized silicon bridges embedded in an organic substrate. The better choice depends on interface width, communication topology, package dimensions, power delivery, thermal limits, assembly yield, design-tool support, manufacturing availability and total system cost—not on packaging density alone.

Also Read:

TSMC’s Raises the Bar on CAPEX!

TSMC A16 Backside Power at VLSI 2026

Intel 18A vs Intel 18A-P: What Is the Difference and Why Does It Matter?